Cortex-M1 architecture is based on ARMv6-M architecture, supporting a set of 32-bit Thumb-2 instructions, preserving code density and ensuring efficient operation. This processor operates on a 3-stage pipeline, allowing tasks like decoding, execution, and memory access to be performed in parallel, thus improving performance