Cortex-M1 architecture is based on ARMv6-M architecture and supports a set of 32-bit Thumbs-2 instructions, ensuring code density and efficient operation. The processor features a 3-stage pipeline, allowing tasks like decoding, execution, and memory access to be performed in parallel, enhancing overall performance